Generally, every time a bus bridge sees a transaction on a single bus that needs to be forwarded to another, the initial transaction should wait around till the forwarded transaction completes in advance of a result's ready. A single noteworthy exception takes place in the case of memory writes. Right https://nathanlabsadvisory.com/fisma/